A HIGH PERFORMANCE MODIFIED MAP DECODER USING ZIG-ZAG ALGORITHM

Shiyamala Subramani and Rajamani Vayanaperumal

References

  1. [1] C. Berrou, A. Glavieux, and P. Thitimajshima, Near Shannon limit error-correcting coding and decoding: turbo codes (1), Proc. IEEE International Conf. on Communications (ICC), 1993, 1064–1070.
  2. [2] G. Masera, G. Piccinini, M.R. Roch, and M. Zamboni, VLSI architectures for turbo codes, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 7(3), 1999, 369–379.
  3. [3] M. Bickerstaff, L. Davis, C. Thomas, D. Garrett, and C. Nicol, A 24 Mb/s radix-4 logMAP turbo decoder for 3GPP-HSDPA mobile wireless, Proc. IEEE International Solid-State Circuits Conference (ISSCC), 2003, 150–484.
  4. [4] Z. Wang, H. Suzuki, and K.K. Parhi, VLSI implementation issues of TURBO decoder design for wireless applications, Proc. IEEE Workshop on Signal Processing Systems (SiPS), 1999, 503–512.
  5. [5] G. Feygin and P.G. Gulak, Architectural tradeoffs for survivor sequence memory management in Viterbi decoders, IEEE Transactions on Communications, 41(3), 1993, 425–429.
  6. [6] C. Schurgers, F. Catthoor, and M. Engels, Energy efficient data transfer and storage organization for a MAP turbo decoder module, Proc. IEEE International Symposium on Low Power Electronics and Design (ISLPED), 1999, 76–81.
  7. [7] A. Worm, H. Lamm, and N. Wehn, A high-speed MAP architecture with optimized memory size and power consumption, Proc. IEEE Workshop on Signal Processing Systems (SiPS), 2000, 265–274.
  8. [8] Z. Wang, Z. Chi, and K.K. Parhi, Area-efficient high-speed decoding schemes for turbo decoders, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 10(6), 2002, 902–912.
  9. [9] S.J. Lee, N.R. Shanbhag, and A.C. Singer, Area-efficient high-throughput MAP decoder architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(8), 2005, 921–933.
  10. [10] D.S. Lee and I.C. Park, Low-power log-MAP decoding based on reduced metric memory access, IEEE Transactions on Circuits and Systems, 53(6), 2006, 1244–1253.
  11. [11] C. Arun and V. Rajamani, Minimized memory architecture for low latency Viterbi decoder using Zig-Zag algorithm, International Journal on Wireless and Optical Communications (IJWOC), 4(3), 2007, 313–323.
  12. [12] C. Schurgers, F. Catthoor, and M. Engels, Memory optimization of MAP turbo decoder algorithms, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 9(2), 2001, 305–312.
  13. [13] C.M. Wu, M.D. Shieh, and C.H. Wu, Memory arrangements in turbo decoders using sliding-window BCJR algorithm, Proc. IEEE International Symposium on Circuits and Systems (ISCAS), 2002, 557–560.
  14. [14] M. Tiwari, Y. Zhu, and C. Chakrabarti, Memory sub-banking scheme for high throughput turbo decoder, Proc. IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2004, 29–32.
  15. [15] T.H. Tsai, C.H. Lin, and A.Y. Wu, A memory-reduced log-MAP kernel for turbo decoder, Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), 2005, 1032–1035.
  16. [16] C.H. Lin, C.Y. Chen, T.H. Tsai, and A.Y. Wu, Low-power memory-reduced traceback MAP decoding for double-binary convolutional turbo decoder, IEEE Transactions on Circuits and Systems, 56(5), 2009, 1005–1016.
  17. [17] C. Chavet and P. Coussy, A memory mapping approach for parallel interleaver design with multiples read and write accesses, Proc. IEEE International Symposium on Circuits and Systems (ISCAS), 2010, 3168–3171.
  18. [18] M. Martina and G. Masera, State Metric Compression Techniques for Turbo Decoder Architectures, IEEE Transactions on Circuits and Systems, 58(5), 2011, 1119–1128.
  19. [19] S.M. Karim and I. Chakrabarti, Design of pipelined parallel turbo decoder using contention free interleaver, IEEE Region 10 Conference (TENCON), 2011, 646–650.
  20. [20] C.H. Lin, C.Y. Chen, and A.Y. Wu, Area-efficient scalable MAP processor design for high-throughput multistandard convolutional turbo decoding, IEEE Transactions on Very Large Scale Integration VLSI Systems, 19(2), 2011, 305–318.
  21. [21] M.K. Simon, S.M. Hinedi, and W.C. Lindsey, Digital communication techniques signal design and detection, Prentice Hall India, New Delhi, 1999.
  22. [22] B. Sklar, Digital communications fundamentals and applications Pearson Education (Singapore) Pte. Ltd., Indian Branch, Delhi, India, 2003.

Important Links:

Go Back