CLOCK-GATING APPROACH TO LOW POWER DOMINO CIRCUIT SYNTHESIS

Sai P. Kadiyala and Debasis Samanta

References

  1. [1] S. Kim, I. Han, S. Paik, and Y. Shin, Pulser gating: A clock gating of pulsed-latch circuits, Proc. of Asia and South Pacific Design Automation Conference, 2011, 190–195.
  2. [2] J. Lu, Y. Teng, and B. Tasking, A Reconfigurable clock polarity assignment flow for clock gated designs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(6), 2012, 1002–1011.
  3. [3] S. Kim, I. Han, S. Paik, and Y. Shin, Clock gating synthesis of pulsed-latch circuits, IEEE Transactions on CAD of Integrated Circuits and Systems, 31(7), 2012, 1019–1030.
  4. [4] L. Li, K. Choi, and N. Haiquing, Activity-driven fine-grained clock gating and run time power gating integration, IEEE Transactions on Very Large Scale Integration Systems, 21(8), 2013, 1540–1544.
  5. [5] W.H. Chen, H.H. Chang, J.H. Hung, and T.M. Hsieh, Clock tree construction using gated clock cloning, Asia Symp. on Quality Electronic Design, 2012, 54–58.
  6. [6] B. Nilanjan, R. Kaushik, M. Hamid, and B. Swarup, Low power synthesis of dynamic logic circuits using fine-grained clock gating, Proc. Design, Automation and Test in Europe, 2006, 1–6.
  7. [7] J. Lu, W.K. Chow, and C.H. Sham, Fast power and slew aware gated clock tree synthesis, IEEE Transactions on Very Large Scale Integration Systems, 20(11), 2012, 2094–2103.
  8. [8] S. Huda, M. Mallick, and J.H. Anderson, Clock gating architectures for FPGA power reduction, Field Programmable Logic and Applications, 2009, 112–118.
  9. [9] T. Lin and C.Y. Huang, Using SAT-based Craig interpolation to enlarge clock gating functions, Design Automation Conf., San Diego, CA, 2011, 621–626.
  10. [10] I. Han and Y. Shin, Synthesis of clock gating logic through factored form matching, IEEE Int. Conf. on IC Design and Technology, 2012, 1–4.
  11. [11] W. Shen, Y. Cai, X. Hong, and J. Hu, An effective gated clock tree design based on activity and register aware placement, IEEE Transactions on Very Large Scale Integration Systems, 18(12), 2010, 1639–1648.
  12. [12] K. Jagrit, K. Ayoub, and N. Arti, A review of clock gating techniques, International Journal of Electronics and Communication Engineering, 1(2), 2011, 106–114.
  13. [13] H. Li, S. Bhunia, Y. Chen, K. Roy, and T.N. Vijay Kumar, DCG: deterministic clock-gating for low-power microprocessor design, IEEE Transactions on Very Large Scale Integration Systems, 12(11), 2004, 245–254.
  14. [14] P. Babighian, L. Benini, and E. Macii, A scalable algorithm for RTL insertion of gated clocks based on ODCs computation, IEEE Transactions on Circuits and Design, 24(1), 2006, 29–42.
  15. [15] S. Demeyer, T. Michoel, J. Fostier, P. Audenaert, M. Pickavet, and P. Demeester, The index-based subgraph matching algorithm (ISMA): Fast subgraph enumeration in large networks using optimized search trees, Plos One, 8(4), 2013.
  16. [16] S. Bandyopadhyay, S. Sriparna, M. Ujjwal, and Kalyanmoy Deb, A simulated annealing based multi-objective optimization algorithm: AMOSA, IEEE Transactions On Evolutionary Computation, 12(3), 2008, 269–283.
  17. [17] K. Deb, A fast and elitist multiobjective genetic algorithm: NSGA-II, IEEE Transactions On Evolutionary Computation, 6(2), 2002, 182–197.
  18. [18] E.M. Sentovich, K.J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P.R. Stephan, R.K. Brayton, and A.L. Sangiovanni-Vincentelli, SIS: A system for sequential circuit synthesis, Technical Report, Electronics Research Laboratory, College of Engineering, University of California, Berkeley, 1992.
  19. [19] J.L. Subirats, J.M. Jerez, and L. Franco, A new decomposition algorithm for threshold synthesis and generalization of Boolean functions, IEEE Transactions on Circuits and Systems, 55(10), 2008, 3188–3196.

Important Links:

Go Back