DESIGN AND IMPLEMENTATION OF A REVERSIBLE LOGIC BASED 8-BIT ARITHMETIC AND LOGIC UNIT

Kamaraj Arunachalam, Marichamy Perumalsamy, C. Kalyana Sundaram, and J. Senthil Kumar

References

  1. [1] R. Landauer, Irreversibility and heat generation in the computing process, IBM Journal of Research and Development, 5(3), 1961, 183–191.
  2. [2] C.H. Bennett, Logical reversibility of computation, IBM Journal of Research and Development, 17(6), 1973, 525–532.
  3. [3] E. Fredkin and T. Toffoli, Conservative logic, International Journal of Theoretical Physics, 21, 1980, 219–53.
  4. [4] T. Toffoli, Reversible computing, Technical Report MIT/LCS/TM-151, 1980.
  5. [5] R. Wille, M. Soeken, D. MichaelMiller, R. Drechsler, Trading off circuit lines and gate costs in the synthesis of reversible logic, Integration, the VLSI Journal, 47(2), 2014, 284–294.
  6. [6] A. Chattopadhyay, C. Chandak, and K. Chakraborty, Complexity analysis of reversible logic synthesis, arXiv:1402.0491v1 [cs.ET], 2014, 49–53.
  7. [7] L. Viswanath and M. Ponni, Design and analysis of reversible ALU, IOSR Journal of Computer Engineering (IOSRJCE), 1(1), 2012, 46–53.
  8. [8] R. Feynman, Quantum mechanical computers, Foundations of Physics, 16(6), 1986, 507–531.
  9. [9] A. Peres, Reversible logic and quantum computers, Physical Review, 32(6), 1985, 3266–3267.
  10. [10] Md. M.H Azad Khan, Design of full-adder with reversible gates, International Conference on Computer and Information Technology, Dhaka, Bangladesh, 2002, 515–519.
  11. [11] M. Haghparast, S.J. Jassbi, I.K. Navi, and O. Hashemipour, Design of a novel reversible multiplier circuit using HNG gate in nanotechnology, World Applied Sciences Journal, 3(6), 2008, 974–978.
  12. [12] H.V. Ravish Aradhya, B.V. Praveen Kumar, K.N. Muralidhara, Design of control unit for low power ALU using reversible logic, International Journal of Scientific and Engineering Research, 2(9), 2011, 1–7.
  13. [13] H.G. Rangaraju, U. Venugopal, K.N. Muralidhara, K.B. Raja, Low power reversible parallel binary adder/subtractor, International Journal of Scientific and Engineering Research, 1(3), 2010, 23–34.
  14. [14] D. Goyal and V. Sharma, VHDL implementation of reversible logic gates, International Journal of Advanced Technology & Engineering Research, 2(3), 2012, 157–163.

Important Links:

Go Back