Da Li and Yibin Hou


  1. [1] W. Wolf, The future of multiprocessor systems-on-chips, Proc. of 41st Annual Conf. on Design Automation, San Diego, CA, United states, 2004, 681–684.
  2. [2] T. Agerwala and S. Chatterijee, Computer architecture: Challenges and opportunities for the next decade, IEEE Micro, 25(3), 2005, 58–69.
  3. [3] S. Sriram and S. Bhattacharyya, Embedded multiprocessors: Scheduling and synchronization (New York, NY: Marcel Dekker, 2000).
  4. [4] H. Nikolov, T. Stefanov, and E. Deprettere, Multi-processor system design with ESPAM, Proc. of the 4th Int. Workshop on Hardware/Software Codesign, Seoul, Korea, 2006, 211–216.
  5. [5] A. Kumar, A. Hansson, J. Huisken, and H. Corporaal, An FPGA design flow for reconfigurable network-based multiprocessor systems on chip, Proc. of the Design Automation and Test in Europe, Nice, France, 2007, 117–122.
  6. [6] K. Akash, F. Shakith, H. Yajun, M. Bart, and C. Henk, Multiprocessor systems synthesis for multiple use-cases of multiple applications on FPGA, ACM Transactions on Design Automation of Electronic Systems, 13(3), 2008, 1–27.
  7. [7] V.R.L. Shen, A PN-based approach to the high-level synthesis of digital systems, Integration, the VLSI Journal, 39(3), 2006, 182–204.
  8. [8] W. Naiqi, B. Liping, and C. Chengbin, Modeling and conflict detection of crude oil operations for refinery process based on controlled colored timed Petri net, IEEE Transactions on Systems, Man and Cybernetics Part C: Applications and Reviews, 37(4), 2007, 461–472.
  9. [9] J.M. Paul, D.E. Thomas, and A. Bobrek, A scenario-oriented design for single-chip heterogeneous multiprocessors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(8), 2006, 868–880.
  10. [10] S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. Micheli, A methodology for mapping multiple use-cases onto networks on chips, Proc. Design Automation and Test in Europe, Munich, Germany, 2006, 118–123.
  11. [11] K. Jensen, L.M. Kristensen, and L. Wells, Coloured Petri nets and CPN tools for modelling and validation of concurrent systems, International Journal on Software Tools for Technology Transfer, 9(3–4), 2007, 213–254.
  12. [12] M. Westergaard and L.M. Kristensen, The access/CPN framework: A tool for interacting with the CPN tools simulator, Proc. 30th Int. Conf. on Applications and Theory of Petri Nets, Paris, France, 2009, 313–322.
  13. [13] S. Dutta, R. Jensen, and A. Rieckmann, Viper: A multiprocessor SOC for advanced set-top box and digital TV systems, IEEE Design and Test of Computers, 18(5), 2001, 21–31.
  14. [14] S. Pasricha, N. Dutt, and F.J. Kurdahi, Dynamically reconfigurable on-chip communication architectures for multi use-case 112 chip multiprocessor applications, Proc. Design Automation Conf., Yokohama, Japan, 2009, 25–30.
  15. [15] S. Stuijk, M. Geilen, and T. Basten, SDF3: SDF for free, Proc. 6th Int. Conf. on Application of Concurrency to System Design, Los Alamitos, CA, United states, 2006, 276–278.

Important Links:

Go Back