Joseph Michael M. Mathana and Parthasarathy Rangarajan


  1. [1] C. Berrou, A. Clavieux, and P. Thitimajshia, Near Shannonlimit error correcting coding and decoding: Turbo codes, Proc.ICC, Geneva, Switzerland, 1993, 1064–1070.
  2. [2] M. Bickerstaff, L. Davis, C. Thomas, D. Garret, and C. Nicol,A 24 Mb/s radix-4 log map turbo decoder for 3GPP-HSDPAmobile wireless, Proceedings of IEEE ISSCC Dig. Tech. Papers,San Francisco, CA, USA, 2003, 150–151.
  3. [3] S. Lee, N. Shanbhag, and A. Singer, Area efficient high-throughput map decoder architectures, IEEE Transactions onVery Large Scale Integration System, 13(8), 2005, 921–933.
  4. [4] Z. Wang, High-speed recursion architecture for map-basedturbo decoders, IEEE Transactions on Very Large Scale Sys-tem, 14(4), 2007, 470–474.
  5. [5] C. Zhang and X. Wang, A 400 Mb/s radix-4 map decoderwith fast recursion architecture, IEEE ICACT, 2(10), 2008,1339–1342.
  6. [6] Y. Zhang and K.K. Parhi, High-throughput radix-4 log mapturbo decoder architecture, Proceedings of Fortieth AsilomarIEEE Conference on Signals, Systems and Computers, ACSSC,Pacific Grove, CA, 2006, 1711–1715
  7. [7] S.J. Lee, N.R. Shanbhag, and A.C. Singer, A low-power VLSIarchitecture for turbo decoding, Proceedings of InternationalSymposium on Low Power Electronics and Design, ISLPED03,ACM New York, NY, USA, 2003, 366–371.
  8. [8] M. Nabipoor, S.A. Khodaian, N. Sedaghati-Mokhtari, S.M.Fakhraie, and S.H. Jamali, A high-speed low-complexity VLSISISO architecture, Proceedings of IEEE Asia Pacific Confer-ence on Circuits and Systems, APCCAS, Tehran Iran, 2006,1512–1515.
  9. [9] S. Papaharalabos, P. Sweeney, and B.G. Evans, SISO algo-rithms based on Max-Log-MAP and Log-MAP turbo decoding,IET Communications, 1(1), 2007, 49–54.
  10. [10] F. Jin, J. Tang, and Z.F. Wang, and L. Guo, A high speedradix-8 log-map recursion VLSI architecture, 11th IEEE Inter-national Conference on Communication Technology Proceed-ings, Hangzhou, China, 2008, 347–350.
  11. [11] M.I. del Barco, G.N. Maggio, D.A. Morero, J. Fernandez,F. Ramos, H.S. Carrer, and M.R. Hueda, FPGA implemen-tation of high-speed parallel maximum posteriori (MAP) de-coders, Proc. Argentine School of Micro-Nanoelectronics, Tech-nology and Applications 2009, ISBN 978-9-8725-1029-9, IEEECatalog number CFP0954E.
  12. [12] C. Thomas, M.A. Bickerstaff, L.M. Davis, T. Prokop, Be.Widdup, G. Zhou, D. Barret, and C. Nicol, Integrated circuitsfor channel coding in 3G cellular mobile wireless systems, IEEECommunications Magazine, 41, 2003, 150–159.
  13. [13] J.H. Han, A.T. Erdogan, and T. Arslan, High speed max-log-map turbo SISO decoder implementation using branch metricnormalization, Proceedings of IEEE Computer Society AnnualSymposium on VLSI, New Frontiers in VLSI Design, Tampa,Florida, 2005.
  14. [14] J.H. Han, A.T. Erdogan, and T. Arslan, A power efficient re-configurable max-log-map turbo decoder for wireless communi-cation systems, Proceedings of IEEE International Conferenceon SOC, Herndon, 2005, 247–250.
  15. [15] C. Berrou and A. Glavieux, Near optimum error correctioncoding and decoding: Turbo-codes, IEEE Transactions onCommunications, 44, 1996, 1261–1271.
  16. [16] P.H.-Y. Wu and S.M. Pisuk, Implementation of a low com-plexity, low power, integer-based turbo decoder, IEEE GlobalTelecommunications Conference, 2001. GLOBECOM’01, 2,25–29 November 2001, 946–951.
  17. [17] R.M. Banakar, A low power design methodology for turboencoder and decoder, Thesis, Department of Electrical En-gineering, Indian Institute of Technology, Delhi, India, July2004.
  18. [18] G. Montorsi and S. Benedetto, Design of fixed-point itera-tive decoders for concatenated codes with interleavers, IEEEJournals on Selected Areas in Communication, 19(5), 2001,871–882.
  19. [19] A. Worm, P. Hoeher, and N. When, Turbo decoding withoutSNR estimation, IEEE Communications Letter, 4(6), 2000,193–195.
  20. [20] J.M. Mathana and P. Rangarajan, FPGA implementation ofhigh speed architecture for max log map turbo SISO decoder,International Journal of Recent Trends in Engineering, 2,2009, 142–146.
  21. [21] Z. Wang, H. Suzuki, and K.K. Pahri, VLSI implementationissues of turbo decoder design for wireless applications, Pro-ceedings of IEEE International Workshop Signal ProcessingSystem, SIPS 99, Taipei, Taiwan, 1999, 503–512.
  22. [22] G. Gilardi and C.A. De Rosa, Designing convolutional inter-leavers with virtex devices, XAPP222 (v1.0), September 27,2000, 1–6.
  23. [23] Y. Lin, S. Mahlke, T. Mudge, C. Chakrabarti, A. Reid, andK. Flautner, Design and implementation of turbo decodersfor software defined radio, Proceedings of IEEE Workshopon Signal Processing Systems Design and Implementation(SIPS’06), October 2006, Banff, Canada, 22–27.
  24. [24] P. Ituero and M. Lopez-Vallejo, New schemes in clusteredVLIW processors applied to turbo decoding, Proceedings ofInternational Conference on Application-Specific System, Ar-chitectures and Processors (ASAP), Steamboat Springs, CO,2006, 291–296.
  25. [25] C.-C. Wong and H.-C. Chang, Reconfigurable turbo decoderwith parallel architecture for 3GPP LTE system, IEEE Trans-actions on Circuits and Systems-II: Express Briefs, 57(7),2010, 566–570.
  26. [26] O. Muller, A. Baghdadi, and M. Jezequel, ASIP-based mul-tiprocessor SoC design for simple and double binary turbodecoding, DATE’06, 1, 2006, 1–6.
  27. [27] M.J. Thul, A scalable system architecture for high throughputturbo-decoders, The Journal of VLSI Signal Processing, 2005,63–77.
  28. [28] B. Bougard, et al., A scalable 8.7-nJ/bit 75.6-Mb/s parallel con-catenated convolutional (turbo) codec., Proceedings of IEEEInternational Conference Solid-State Circuit Conf. (ISSCC),1, February 2003, 152–484.
  29. [29] S.J. Lee, N.R. Shanbhag, and A.C. Singer, A 285-MHz pipelinedMAP decoder in 0.18 µm CMOS, IEEE Journal of Solid-StateCircuits, 40(8), 2005, 1718–1725.
  30. [30] C.-H. Lin, C.-Y. Chen, A.-Y. Wu, and T.-H. Tsai, Low-powermemory reduced traceback MAP decoding for double-binaryconvolutional turbo decoder, IEEE Transactions on CircuitsSystem I, Registered Papers, 56(5), 2009, 1005–1016.
  31. [31] D.K. Choi, M. Kim, and J. Jeon, An FPGA implementationof high speed flexible 27 Mbps 8-state turbo decoder, ETRIJournal, 29(3), 2007, 363–370.172
  32. [32] C. Benkeser, A. Burg, T. Cupaiuolo, and Q. Huang, Designand optimization of an HSDPA turbo decoder ASIC, IEEEJournal of Solid-State Circuits, 44(1), 2009, 98–106.
  33. [33] M. May, T. Ilnseher, N. When, W. Raab, A 150 Mbit/s 3 GPPLTE turbo code decoder, Proceedings of Conference on Design,Automation and Test in Europe (DATE’10), European Designand Automation Association, 2000, 1420–1425.
  34. [34] J.-H. Kim and I.-C. Park, A unified parallel radix-4 turbodecoder for mobile WiMAX and 3GPP-LTE, Proceedings ofIEEE Custom Integration Circuits Conference, 2009, 487–490.
  35. [35] C.-H. Lin, C.-Y. Chen, A.-Y. Wu, and T.-H. Tsai, Low-powermemory reduced traceback map decoding for double-binaryconvolutional turbo decoder, IEEE Transactions on CircuitsSystem I, Registered Papers, 56(5), 2009, 1005–1016.

Important Links:

Go Back