Layale Bassil and Iyad Ouaiss


  1. [1] R.A. Walker and S. Chaudhuri, Introduction to the schedulingproblem, IEEE Design & Test of Computers, 12(2), 1995,60–69.
  2. [2] A. Avakian and I. Ouaiss, Optimizing register binding in FP-GAs using simulated annealing, Proc. of International Confer-ence on Reconfigurable Computing and FPGAs (ReConFig’05),Puebla City, Mexico, 2005, 16–23.
  3. [3] K. Choi and S.P. Levitan, Exploration of area and performanceoptimized datapath design using realistic cost metrics, Proc. ofInternational Symposium on Circuit and Systems (ISCAS-95),Seattle, WA, 1995, 1049–1052.
  4. [4] H. Al Atat and I. Ouaiss, Register binding for FPGAs with em-bedded memory, Proc. of Symposium on Field-ProgrammableCustom Computing (FCCM’04), Napa, CA, 2004, 167–175.
  5. [5] A.A. Raj and T. Latha, VLSI design (New Delhi, India: PHILearning Private Limited, 2008), 116–130.
  6. [6] A. Mujumdar, M. Rim, and R. Jain, BINET: An algorithmfor solving the binding problem, Proc. of the 7th InternationalConference on VLSI Design, Calcutta, India, 1994, 163–168.
  7. [7] S. Kirkpatrick, C.D. Gelatt, and M.P. Vecchi, Optimizationby simulated annealing, Science, New Series 220(4598), 1983,671–680.
  8. [8] A.M. Sllame and V. Dr´abek, An efficient list-based schedulingalgorithm for high-level synthesis, Proc. of the EuromicroSymposium on Digital System Design (DSD’02), Dortmund,Germany, 2002, 316–323.
  9. [9] H.B. Kim, High-level synthesis and implementation of built-inself-testable data path intensive circuit, Doctoral Dissertation,Virginia Polytechnic Institute and State University, Blacks-burg, VA, 1999.
  10. [10] D. Gajski, N. Dutt, A. Wu, and S. Lin, High-Level synthesis(Boston, MA: Kluwer Academic Publishers, 1992), 8–21.
  11. [11] G. De Micheli, Synthesis and optimization of digital circuits(New York: McGraw-Hill, 1994), 141–163.
  12. [12] A. Hashimoto and J. Stevens, Wire routing by optimizingchannel assignment within large apertures, Proc. 8th DesignAutomation Workshop, Atlantic City, NJ, 1971, 155–163.
  13. [13] C.J. Tseng and D.P. Siewiorek, Automated synthesis of datapaths in digital systems, IEEE Trans. on Computer-AidedDesign, 5(3), 1986, 379–395.
  14. [14] D. Chen and J. Cong, Register binding and port assignmentfor multiplexer optimization, Proc. of the 2004 Conferenceon Asia South Pacific Design Automation (ASP-DAC 2004),Yokohama, Japan, 2004, 68–73.
  15. [15] J. Cong, B. Liu, and J. Xu, Coordinated resource optimizationin behavioral synthesis, Proc. of Design, Automation & Testin Europe, Grenoble, France, 2010, 1267–1272.
  16. [16] J. Cong and J. Xu, Simultaneous FU and register bindingbased on network flow method, Proc. of Design, Automationand Test in Europe, Grenoble, France, 2008, 1057–1062.
  17. [17] A. Rahimi, S. Mohammadi, and S. Ranjbar, Exhaustive datapath optimization in high-level synthesis through area improve-ment, Proc. of Fourth International Conference on ComputerSciences and Convergence Information Technology, Seoul,Korea, 2009, 691–696.
  18. [18] Altera Quartus II web edition software, www.altera.com.

Important Links:

Go Back