TUNE-UP FRIENDLY FAST SIMULATED ANNEALER FOR VLSI ANALOG MODULE PLACEMENT

Lihong Zhang and Yingtao Jiang

References

  1. [1] L. Zhang, N. Jangkrajarng, S. Bhattacharya, & C.-J.R. Shi,Parasitic-aware optimization and retargeting of analog lay-outs: A symbolic-template approach, IEEE Transactions onComputer-Aided Design, 27(5), 2008, 791–802.
  2. [2] K. Lampaert, G. Gielen, & W. Sansen, Analog layout gener-ation for performance and manufacturability (Boston: KluwerAcademic Publishers, 1999).
  3. [3] L. Zhang, VLSI circuit layout, Wiley Encyclopedia of ComputerScience and Engineering, 5, 2009, 3034–3044.
  4. [4] J. Cohn, D. Garrod, R. Rutenbar, & L. Carley, Analog device-level layout automation (Boston: Kluwer Academic Publishers,1994).
  5. [5] K. Vorwerk & A. Kennings, An improved multi-level frameworkfor force-directed placement, Proc. of Design, Automation andTest in Europe, 2005, 902–907.
  6. [6] S. Lim, Practical problems in VLSI physical design automation(New York: Springer, 2008).
  7. [7] L. Zhang & Y. Jiang, An easy tune-up exponentially fastannealer for high-quality analog module placement, Proc. IEEECanadian Conference on Electrical and Computer Engineering,2008, 547–550.
  8. [8] F. Balasa, S. Maruvada, & K. Krishnamoorthy, On the explo-ration of the solution space in analog placement with symmetryconstraints, IEEE Transactions on Computer-Aided Design,23(2), 2004, 177–191.
  9. [9] L. Ingber, Simulated annealing: Practice versus theory, Math-ematical and Computer Modeling, 18(11), 1993, 29–57.
  10. [10] L. Zhang, U. Kleine, & Y. Jiang, An automated design toolfor analog layouts, IEEE Transactions on VLSI System, 14(8),2006, 881–894.
  11. [11] P. Mazumder & E. Rudnick, Genetic algorithms (for VLSIdesign, layout & test automation) (NY: Prentice Hall, 1999).

Important Links:

Go Back