NEW GLOBAL FAULT COLLAPSING TECHNIQUES FOR COMBINATIONAL LIBRARY MODULES1

H. Al-Asaad

References

  1. [1] H. Al-Asaad, EGFC: An exact global fault collapsing tool for combinational circuits,Proceedings of the IASTED conference on Circuits, Signals, and Systems, 2005, 56–61.
  2. [2] H. Al-Asaad, AGFC: An approximate simulation-based global fault collapsing tool for combinational circuits, Proceedings of IASTED conference on Circuits, Signals, and Systems, 2006, 248–253.
  3. [3] H. Al-Asaad, Efficient global fault collapsing for combinational library modules, Proceedings of the International Conference on Computer Design (CDES), 2007, 37–43.
  4. [4] M. Abramovici, M.A. Breuer, & A.D. Friedman, Digital systems testing and testable design (New York: Computer Science Press, 1990).
  5. [5] A. Lioy, Advanced fault collapsing, IEEE Design and Test of Computers, 9 (1), 1992, 64–71.
  6. [6] F. Brglez & H. Fujiwara, A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran, Proceedings of the International Symposium on Circuits and Systems, 1985, 695–698.
  7. [7] A.V.S.S. Prasad, V.D. Agrawal, & M.V. Atre, A new algorithm for global fault collapsing into equivalence and dominance sets, Proceedings of the International Test Conference, 2002, 391–397.
  8. [8] V.D. Agrawal, A.V.S.S. Prasad, & M.V. Atre, Fault collapsing via functional dominance, Proceedings of the International Test Conference, 2003, 274–280.
  9. [9] R. Sandireddy & V.D. Agrawal, Diagnostic and detection fault collapsing for multiple output circuits, Proceedings of the Design, Automation and Test in Europe, 2005, 1014–1019.
  10. [10] H. Al-Asaad & R. Lee, Simulation-based approximate global fault collapsing, Proceedings of the International Conference on VLSI, 2002, 72–77.
  11. [11] R. Bryant, Graph-based algorithms for Boolean function manipulation, IEEE Transactions on Computers, C-35 (8), 1986, 677–691.
  12. [12] Texas Instruments, The TTL Logic Data Book (Dallas: Texas Instruments, 1988).
  13. [13] H. Al-Asaad & J.P. Hayes, Logic design verification via simulation and automatic test pattern generation, Journal of Electronic Testing: Theory and Applications, 16 (6), 2000, 575–589.
  14. [14] H. Al-Asaad & J.P. Hayes, ESIM: A multimodel design error and fault simulator for logic circuits, Proceedings of the IEEE VLSI Test Symposium, 2000, 221–228.

Important Links:

Go Back