Y. Dong, Y. Dou, and M. Liu
[1] T.J. Todman, G.A. Constantinides, S.J.E. Wilton, O. Mencer,& W. Luk, Reconfigurable computing: architectures and de-sign methods, IEE Proceedings Computers Digital Techniques,152 (2), March 2005, 193–207. doi:10.1049/ip-cdt:20045086 [2] C. Torres-Huitzil & M. Arias-Estrada, FPGA-based config-urable systolic architecture for window-based image process-ing, EURASIP Journal on Applied Signal Processing, 2005(7),2005, 1024–1034. doi:10.1155/ASP.2005.1024 [3] N. Baradaran, P.C. Diniz, & J. Park, Extending the appli-cability of scalar replacement to multiple induction variables,LCPC, West Lafayette, Indiana, USA, 2004, pp. 455–469. [4] B. So, M.W. Hall, & H.E. Ziegler, Custom data layout formemory Parallelism, CGO, Palo Alto, California, 2004, pp.291–302. [5] B. So, M.W. Hall, & P.C. Diniz, A Compiler approach to fasthardware design space exploration in FPGA-based systems,PLDI, Berlin, Germany, 2002, pp. 165–176. doi:10.1145/512529.512550 [6] P.C. Diniz & J. Park, Automatic synthesis of data storage andcontrol structures for FPGA-based computing engines, FCCM,Napa Valley, CA, 2000, 91–100. [7] M. Weinhardt & W. Luk, Pipeline vectorization, IEEE Trans-actions on Computer-Aided Design, 20 (2), 2001, pp. 234–248. doi:10.1109/43.908452 [8] Z. Guo, W. Najjar, & B. Buyukkurt, Efficient hardware codegeneration for FPGAs, ACM Transaction on Architecture andCode Optimizations (TACO), 2006. [9] H. Yu & M. Leeser, Automatic sliding window operationoptimization for FPGA-based, FCCM, Napa, CA, USA, 2006,76–88. [10] Y. Dong & Y. Dou, A Parameterized Architecture Model inHigh Level Synthesis for Image Processing, ASP-DAC, PacificoYokohama, Yokohama, Japan, 2007, 523–528. [11] Y. Dong, Y. Dou, & J. Zhou, Optimized generation of memorystructure in compiling window operations onto reconfigurablehardware, ARC, Mangaratiba, Brazil, 2007.42
Important Links:
Go Back