Eenergy Efficiency and Performance of a Controlled Model for Scalable Computing Systems

C.-H. Lien and Y.-W. Bai


  1. [1] P.R. Panda & N.D. Dutt, Low-power memory mapping throughreducing address bus activity, IEEE Trans. on Very LargeScale Integration (VLSI) System, 7(3), 309–320. doi:10.1109/92.784092
  2. [2] C.-H. Hwang & A.C.H. Wu, A predictive system shutdown method for energy saving of event-driven computation, Computer-Aided Design, Digest of Technical Papers, IEEE/ACM Int. Conf., San Jose, CA, 1997, 28–32. doi:10.1145/335043.335046
  3. [3] M.A. Leverson, F. Ozguner, & L. Potter, Statistical predictionof task execution times through analytic benchmarking forscheduling in a heterogeneous environment, IEEE Trans. onComputers, 48 (12), 1374–1379. doi:10.1109/12.817403
  4. [4] J.R. Lorch & A.J. Smith, Software strategies for portable computer energy management, IEEE Personal Communications, June 1998, 60–73. doi:10.1109/98.683740
  5. [5] M.B. Srivastava, A.P. Chandrakasan, & R.W. Brodersen, Predictive system shutdown and other architectural techniques for energy efficient programmable computation, IEEE Trans. on Very Large Scale Integration (VLSI) System, 4(4), 42–55. doi:10.1109/92.486080
  6. [6] C.-H. Lien & Y.-W. Bai, A state transition model for apower managed multiprocessor multimedia system design,Proc. IASTED Int. Conf., Philadelphia, PA, 1999, 333–337.
  7. [7] C.-H. Lien & Y.-W. Bai, A state transition model for a powermanaged multimedia system design using scalable memorycapability, Int. Symp. on Multimedia Information ProcessingISMIP, Taipei, Taiwan, R.O.C., December 14–16, 1999, 108–115.
  8. [8] C.-H. Lien & Y.-W. Bai, A state transition model for a powermanaged multimedia system design using scalable operatingvoltages, Proc. IASTED Int. Conf. on Applied Modelling andSimulation, September 1–3, Cairns, Australia, 1999, 264–269.
  9. [9] G.A. Paleologo, M. Nourani, & M. Spining, A multiple clockingscheme for low-power RTL design, IEEE Trans. on Very LargeScale Integration (VLSI) System, 7 (2), 266–276. doi:10.1109/92.766754
  10. [10] Q. Qiu & M. Pedram, Dynamic power management basedon continuous-time Markov processes, Proc. 36 th Design Automation Conf., New Orleans, LA, 1999, 555–561. doi:10.1145/309847.309997
  11. [11] J.-M. Chang & M. Pedram, Energy minimization using multiplesupply voltages, IEEE Trans. on Very Large Scale Integration(VLSI) System, 5 (4), 436–443. doi:10.1109/92.645070
  12. [12] L. Benini, A. Bogliolo, G.A. Paleologo, & G. De Micheli, Policyoptimization for dynamic power management, IEEE Trans.on Computer-aided Design of Integrated Circuits and Systems,18 (6), 813–833. doi:10.1109/43.766730
  13. [13] Q. Qiu & M. Pedram, Stochastic modeling of a power-managedsystem: Construction and optimization, Low Power Electronicsand Design Proc., San Diego, CA, 1999, 194–199.
  14. [14] T. Ishihara & H. Yasuura, Power-Pro: Programmable powermanagement architecture, Design Automation Conf., Yokohama, Japan, 1998, 321–322.
  15. [15] C.-Y. Wang & K. Roy, An activity-driven encoding scheme forpower optimization in microprogrammed control unit, IEEETrans. on Very Large Scale Integration (VLSI) System, 7(2),130–134. doi:10.1109/92.748210
  16. [16] D. Halliday & R. Resnick, Fundamentals of physics, 2nd ed.(New York: Wiley & Sons , 1986).
  17. [17] K. Danckaert, K. Masselos, F. Catthoor, H.J. De Man, & C.Groutis, Strategy for power-efficient design of parallel systems,IEEE Trans. on Very Large Scale Integration (VLSI) System,7 (2), 258–265. doi:10.1109/92.766753
  18. [18] X.-H. Sun & L.M. Ni, Another view on parallel speedup, Proc.Supercomputing’90, New York, NY, 1990, 324–333. doi:10.1109/SUPERC.1990.130037
  19. [19] J.L. Hennessy & D.A Patterson Computer architecture: Aquantitative approach (San Francisco, CA: Morgan Kaufmann,1996).
  20. [20] K.E. Hoganson, Workload execution strategies and parallelspeedup on clustered computers, IEEE Trans. on Computers,48 (11), 1173–1182.8 doi:10.1109/12.811107
  21. [21] L. Benini, A. Bogliolo, S. Cavaliucci, & B. Ricco, Monitoringsystem activity for OS-directed dynamic power management,Low Power Electronics and Design Proc., Monterey, CA, 1998,185–190.
  22. [22] Y.-H. Lu, T. Simunic, & G. De Micheli, Software controlledpower management, Hardware/Software Codesign Proc.,Rome, Italy, 1999, 157–161. doi:10.1145/301177.301518
  23. [23] K. Hwang & Z. Xu, Scalable paralle lcomputing (New York:McGraw-Hill, 1998).
  24. [24] K. Hwang, Advanced computer architecture (New York:McGraw-Hill, 1993).
  25. [25] Atmel Corporation, AT89C51 Microcontroller with 4K bytes flash, (, 2000)

Important Links:

Go Back