MODELLING OF MULTIRATE SWITCHEDCAPACITOR FILTER USING NONLINEAR PROGRAMMING

P.N. Cheong

References

  1. [1] J.E. Franca & R.P. Martins, IIR switched-capacitor decimatorbuilding blocks with optimum implementation, IEEE Trans.Circuits and Syst., 37 (1), 1990, 81–90. doi:10.1109/31.45694
  2. [2] J.E. Francae & G.G. Haigh, Design and applications of single-path frequency translated switched-capacitor systems, IEEETrans. Circuits Syst., 35 (4), 1988, 394–408. doi:10.1109/31.1754
  3. [3] P.J. Santos, J.E. Franca, & J.A. Martins, Switched capacitor,decimators combining low sensitivity ladder structures withhigh-speed polyphase networks, IEEE Trans. Circuits andSyst., 43, 1996, 31–38.
  4. [4] P. Fleischer & K. Laker, A family of active switched-capacitorbiquad building blocks, Bell System Technical J., 1979, 2235–2269.
  5. [5] K.R. Laker & W.C. Sansen, Design of analog integrated circuitsand systems (New York: McGraw-Hill, 1994).
  6. [6] P.N. Cheong, R.P. Martins, & J.E. Franca, A novel algorithmfor automated optimum design of IIR SC decimator, IEEETrans. Circuits and Syst.-II, 49 (4), 2002, 293–296. doi:10.1109/TCSII.2002.801208
  7. [7] E. Polak & D.Q. Mayne, An algorithm for optimization prob-lems with functional inequality constraints, IEEE Trans. onContr., 21, 1976, 181–193.
  8. [8] G.D. Hachtel, T.R. Scott, & R.P. Zug, An interactive linearprogramming approach to model parameter fitting and worstcase circuit design, IEEE Trans. Circuits and Syst., 27, 1980,871–881. doi:10.1109/TCS.1980.1084728
  9. [9] Y.S. Mo, W.S. Lu, & A. Antoniou, An iterative quadraticprogramming method for multirate filter Z design, Proc. ofInt. Symp. on Circuits and Syst., 1998.
  10. [10] C. Gonzaga, E. Polak, & R. Trahan, An improved algorithms foroptimization problems with functional inequality constraints,IEEE Trans. on Contr., 25 (1), 1980, 49–54. doi:10.1109/TAC.1980.1102227
  11. [11] R.K. Brayton, G.D. Hachtel, & A.L. Sangiovanni-Vincentelli,A survey of optimization techniques for integrated circuitsdesign, IEEE Trans. on Computer-Aided Design, 5 (1), 1986,131–169. doi:10.1109/TCAD.1986.1270183
  12. [12] P. Gill, W. Murray, & M. Wright, Practical optimization(London: Academic, 1989).
  13. [13] R.P. Martins, J.E. Franca, & F. Maloberti, An optimumCMOS switched-capacitor anti-aliasing decimating filter, IEEEJournal of Solid-State Circuits, 28 (9), 1993, 962–970. doi:10.1109/4.236176
  14. [14] S.C. Fang, Switcap user’s guide (Columbia University, 1982).
  15. [15] LINDO, User’s guide version 8 (LINDO Systems, Inc., 2002).
  16. [16] A. Kaelin, J. Goette, W. Guggenbuhl, & G.S. Moschytz,A novel capacitance assignment procedure for the design ofsensitivity and noise optimized SC filters, IEEE Trans. Circuitsand Syst., 38(11), 1991, 1255–1267. doi:10.1109/31.99155
  17. [17] R.P. Martins & J.E. Franca, Cascade switched-capacitor IIRdecimating filter, IEEE Trans. Circuits and Syst., 42 (7), 1995,367–385. doi:10.1109/81.401146
  18. [18] P.N. Cheong & R.P. Martins, Interactive SC multirate compilerapplied to multistage decimator design, Proc. of Int. Symp. onCircuits and Syst., 2000, 185–188.

Important Links:

Go Back