Implementation of DVB-RCS QPSK Demodulator on ADSP 21160

M. Torres, A. Vergonjanne, V. Meghdadi, J.P. Cances, R. Salvetat, and J.M. Dumas (France)


Communications circuits and systems, Digital SignalProcessing, DSP, FPGA


This article deals with the implementation phase of an embedded system. Specific problems connected to mixed architectures have been evaluated in a telecommunication application case. We have studied a QPSK demodulator (DVB-RCS) implemented on a platform combining a floating-point DSP and a FPGA (SHARC HammerHead of Analog Devices & SPARTAN II of Xilinx). We have pointed out constraints related to hardware partitioning, data streams, code optimization and system testing. Some of these architecture problems appear only on models close to the final system. The use of a general purpose multiprocessor rack, allows shorter development stage, but in our case it would have masked data stream and code optimization problems.

Important Links:

Go Back