L. Wang, S. Piao, Y. Jiang, and L. Zhang
system-on-chip, network-on-chip, web-based graph
The Network-on-Chip (NoC) concept has been identified as an attractive solution to the ever-increasing interconnect problem in complex System-on-Chip (SoC) designs. In this paper, we propose a highly scalable topology structure for NoC designs based on the web graph. This topology, named as Spidernet, is compared favourably to other five popular NoC topologies, including mesh, torus, fat tree, octagon, and spidergon in terms of node degree, network diameter, connection degree, average most short-circuit path, and average shortest wire length. We further propose a 2D layout design for Spidernet, and experiment results have confirmed its superiority over layouts derived from the above five competing topologies.
Important Links:
Go Back
