ZIAVRAS, Sotirios G.

New Jersey Institute of Technology, USA

Scholarly Contributions [Data Provided by SCOPUS]

Wang, S., Hu, J., Ziavras, S.G.
Replicating Tag Entries for Reliability Enhancement in Cache Tag Arrays
(2011) IEEE Transactions on Very Large Scale Integration (VLSI) Systems, . Article in Press.

Guinde, N.B., Ziavras, S.G.
Efficient hardware support for pattern matching in network intrusion detection
(2010) Computers and Security, 29 (7), pp. 756-769.

Sajid, I., Ahmed, M.M., Ziavras, S.G.
Novel Pipelined Architecture for Efficient Evaluation of the Square Root Using a Modified Non-Restoring Algorithm
(2010) Journal of Signal Processing Systems, pp. 1-10. Article in Press.

Motahari, S., Ziavras, S.G., Jones, Q.
Online anonymity protection in computer-mediated communication
(2010) IEEE Transactions on Information Forensics and Security, 5 (3), art. no. 5475253, pp. 570-580.

Ziavras, S.G.
International Journal on Artificial Intelligence Tools: Preface
(2010) International Journal on Artificial Intelligence Tools, 19 (4), pp. 347-349.

Beldianu, S.F., Rojas-Cessa, R., Oki, E., Ziavras, S.G.
Scheduling for input-queued packet switches by a re-configurable parallel match evaluator
(2010) IEEE Communications Letters, 14 (4), art. no. 5439364, pp. 357-359.

Wang, S., Hu, J., Ziavras, S.G.
On the characterization and optimization of on-chip cache reliability against soft errors
(2009) IEEE Transactions on Computers, 58 (9), pp. 1171-1184.

Wang, S., Hu, J., Ziavras, S.G.
Self-adaptive data caches for soft-error reliability
(2008) IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27 (8), art. no. 4527119, pp. 1503-1507.

Wang, S., Yang, H., Hu, J., Ziavras, S.G.
Asymmetrically banked value-aware register files for low-energy and high-performance
(2008) Microprocessors and Microsystems, 32 (3), pp. 171-182.

Jin, D., Ziavras, S.G.
Robust scalability analysis and SPM case studies
(2008) Journal of Supercomputing, 43 (3), pp. 199-223.

Wang, X., Ziavras, S.G., Nwankpa, C., Johnson, J., Nagvajara, P.
Parallel solution of Newton's power flow equations on configurable chips
(2007) International Journal of Electrical Power and Energy Systems, 29 (5), pp. 422-431.

Ziavras, S.G., Gerbessiotis, A.V., Bafna, R.
Coprocessor design to support MPI primitives in configurable multiprocessors
(2007) Integration, the VLSI Journal, 40 (3), pp. 235-252.

Xu, X., Ziavras, S.G.
A coarse-grain hierarchical technique for 2-dimensional FFT on configurable parallel computers
(2006) IEICE Transactions on Information and Systems, E89-D (2), pp. 639-645.

Jin, D., Ziavras, S.G.
Modeling distributed data representation and its effect on parallel data accesses
(2005) Journal of Parallel and Distributed Computing, 65 (10), pp. 1281-1289.

Haridas, S.G., Ziavras, S.G.
FPGA implementation of a cholesky algorithm for a shared-memory multiprocessor architecture
(2004) Parallel Algorithms and Applications, 19 (4), pp. 211-226.

Jin, D., Ziavras, S.G.
A super-programming approach for mining association rules in parallel on PC clusters
(2004) IEEE Transactions on Parallel and Distributed Systems, 15 (9), pp. 783-794.

Wang, X., Ziavras, S.G.
Parallel LU factorization of sparse matrices on FPGA-based configurable computing engines
(2004) Concurrency Computation Practice and Experience, 16 (4), pp. 319-343.

Ziavras, S.G.
Processor design based on dataflow concurrency
(2003) Microprocessors and Microsystems, 27 (4), pp. 199-220.

Ziavras, S.G., Wang, Q., Papathanasiou, P.
Viable architectures for high-performance computing
(2003) Computer Journal, 46 (1), pp. 36-54.

Ingersoll, S., Ziavras, S.G.
Dataflow computation with intelligent memories emulated on field-programmable gate arrays (FPGAs)
(2002) Microprocessors and Microsystems, 26 (6), pp. 263-280.

Golota, T.I., Ziavras, S.G.
A universal, dynamically adaptable and programmable network router for parallel computers
(2001) VLSI Design, 12 (1), pp. 25-52.

Ziavras, S.G., Grebel, H., Chronopoulos, A.T., Marcelli, F.
New-generation parallel computer and its performance evaluation
(2000) Future Generation Computer Systems, 17 (3), pp. 315-333.