

HU, Jie

New Jersey Institute of Technology, USA

Scholarly Contributions [Data Provided by **SCOPUS**]

Wang, S., Hu, J., Ziavras, S.G.

[TRB: Tag replication buffer for enhancing the reliability of the cache tag array](#)

(2010) Proceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010, art. no. 5572792, pp. 310-315.

Kong, J., John, J.K., Chung, E.-Y., Chung, S.W., Hu, J.

[On the thermal attack in instruction caches](#)

(2010) IEEE Transactions on Dependable and Secure Computing, 7 (2), art. no. 5465864, pp. 217-223.

Wang, S., Hu, J., Ziavras, S.G.

[On the characterization and optimization of on-chip cache reliability against soft errors](#)

(2009) IEEE Transactions on Computers, 58 (9), pp. 1171-1184.

Hu, J., Li, F., Degalahal, V., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.

[Compiler-assisted soft error detection under performance and energy constraints in embedded systems](#)

(2009) Transactions on Embedded Computing Systems, 8 (4), art. no. 27, .

Hu, J., Wang, S., Ziavras, S.G.

[On the exploitation of narrow-width values for improving register file reliability](#)

(2009) IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 17 (7), art. no. 4907212, pp. 953-963.

Wang, S., Hu, J., Ziavras, S.G.

[BTB access filtering: A low energy and high performance design](#)

(2008) Proceedings - IEEE Computer Society Annual Symposium on VLSI: Trends in VLSI Technology and Design, ISVLSI 2008, art. no. 4556774, pp. 81-86.

Wang, S., Hu, J., Ziavras, S.G.

[Self-adaptive data caches for soft-error reliability](#)

(2008) IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27 (8), art. no. 4527119, pp. 1503-1507.

Wang, S., Hu, J., Ziavras, S.G.

[On the characterization of data cache vulnerability in high-performance embedded microprocessors](#)

(2007) Proceedings - 2006 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2006, art. no. 4084744, pp. 14-20.

Wang, S., Yang, H., Hu, J., Ziavras, S.G.

[Asymmetrically banked value-aware register files](#)

(2007) Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures, art. no. 4208941, pp. 363-368.

Hu, J., Wang, S., Ziavras, S.G.

[In-register duplication: Exploiting narrow-width value for improving register file reliability](#)

(2006) Proceedings of the International Conference on Dependable Systems and Networks, 2006, art. no. 1633517, pp. 281-290.

Wang, X., Ziavras, S.G., Hu, J.

[System-level energy modeling for heterogeneous reconfigurable chip multiprocessors](#)

(2006) IEEE International Conference on Computer Design, ICCD 2006, art. no. 4380849, pp. 411-416.

Hu, J.S., Li, F., Degalahal, V., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.

[Compiler-directed instruction duplication for soft error detection](#)

(2005) Proceedings -Design, Automation and Test in Europe, DATE '05, II, art. no. 1395730, pp. 1056-1057.

John, J.K., Hu, J.S., Ziavras, S.G.

[Optimizing the thermal behavior of subarrayed data caches](#)

(2005) Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2005, art.

no. 1524216, pp. 625-630.

Hu, J.S., Link, G.M., John, J.K., Wang, S., Ziavras, S.G.

[Resource-driven optimizations for transient-fault detecting superscalar microarchitectures](#)

(2005) Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 3740 LNCS, pp. 200-214.